


**REMARKS**

Applicants acknowledge with appreciation the indication of allowability regarding claims 13, 14, 37, and 65. Submitted concurrently herewith are a Substitute Specification to correct minor errors in the text of the application and Proposed Drawing Corrections, each of which are respectfully requested to be approved and entered in the application. Claims 17, 27, 45, 65, 68, 78, and 79 are amended as set forth above. The amendment to the claim is not for reasons related to patentability but to better define the subject matter of the invention and to correct minor clerical errors.

The drawings stand objected to as failing to comply with 37 C.F.R. § 1.84(p)(5). The objections are respectfully traversed. The drawings, as amended and discussed by the substitute specification, should comply with the requirements of 37 C.F.R. § 1.84. Applicants respectfully request that the objections relating to the drawings be withdrawn.

Claims 17, 18, 30, 31, 40, 41, 52, 68, 69, 81, and 82 stand rejected under 35 U.S.C. § 112, first paragraph, as containing subject matter not sufficiently described in the specification (including the drawings). Applicants respectfully traverse this rejection. The amended specification and drawings render this rejection moot. The subject matter of the rejected claims, specifically the preprogrammed memory storage area pattern and the optically readable alignment marks pattern, are set forth, inter alia, at paragraph [00042] of the specification and in FIG. 8 so as to provide, as of the filing date, an adequate written description and enablement for the claimed invention from the perspective of a person of ordinary skill in the art. Applicants respectfully request that the 35 U.S.C. § 112, first paragraph, rejection of claims 17, 18, 30, 31, 40, 41, 52, 68, 69, 81, and 82 be withdrawn.

Claims 1-12, 15-36, 38-64, and 66-85 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over U.S. Patent No. 5,515,284 (Abe) in view of U.S. Patent No. 6,348,365 (Moore et al.). Applicants respectfully traverse this rejection.



Claim 1 defines a programmable conductor apparatus and recites “a memory card comprising a programmable conductor material capable of providing a plurality of memory storage areas” and “a read/write assembly having a plurality of conductive elements for contacting said memory card at said plurality of memory storage locations to enable read/write operations at said memory storage areas.” Such an apparatus is not taught or suggested by Abe or Moore et al., whether taken individually or in combination.

Abe does not teach or suggest any structure or form for its disclosed memory card (6) other than indicating that it can comprise a memory such as EEPROM and that this memory is embedded in resin. Moore et al. does not disclose any memory card. These combined references fail to teach or suggest an apparatus having “a read/write assembly having a plurality of conductive elements for contacting [the] memory card at [a] plurality of memory storage locations to enable read/write operations at said memory areas” (emphasis added). This aspect of the claimed apparatus is simply not contemplated by either reference. Therefore, each limitation of the claim cannot be found in the cited references and the claimed subject matter would not have been obvious in view of these references. Applicants respectfully request that the 35 U.S.C. § 103(a) rejection of independent claim 1 and dependent claims 2-12 and 15-20 be withdrawn.

Claim 21 defines a memory card and recites “a sheet of programmable conductor material which can be programmed to define a plurality of storage areas, each having a resistance state corresponding to a stored logic value, said sheet being configured to be insertable into and removed from a card reading device.” Such a device is not taught or suggested by Abe or Moore et al., whether taken in combination or individually.

As discussed above, Abe is substantially silent on the structure of its disclosed memory card (6). Additionally, Moore et al. makes no mention of a memory card and although Moore et al. does disclose a PCRAM device having a programmable conductor memory, nowhere does it teach or suggest a “sheet of programmable conductor material which can be programmed to define a plurality of storage areas.” The memory devices of

Moore et al. are discretely located and separated by a dielectric material (13). Abe and Moore et al. cannot be combined so as to have rendered obvious the claimed subject matter. Applicants respectfully request that the 35 U.S.C. § 103(a) rejection of independent claim 21 and dependent claims 22-32 be withdrawn.

Claim 33 defines a card read/write structure for a programmable conductor memory card and recites “a read/write assembly, said assembly comprising a plurality of conductive elements for respectively contacting programmable conductor storage areas of said memory card to enable read/write operations at said areas.” This claimed read/write structure is similar to that of the apparatus defined by claim 1. For similar reasoning to that set forth above in relation to the patentability of claim 1, independent claim 33 is likewise patentable. Specifically, neither Abe nor Moore et al. teaches or suggest the “plurality of conductive elements for respectively contacting programmable conductor storage areas of [the] memory card.” Applicants respectfully request that the 35 U.S.C. § 103(a) rejection of independent claim 33 and dependent claims 34-36 and 38-44 be withdrawn.

Claim 45, as amended, defines a method of operating a programmable conductor card and recites “providing a memory card comprising a programmable conductor memory material” and “defining a plurality of memory storage areas with a plurality of conductive elements” and “engaging said card with said plurality of conductive elements to read or write data from or to memory storage areas in said memory card.” Such a method is not taught or suggested by Abe or Moore et al. individually or in combination.

Neither Abe nor Moore et al. teaches or suggest “defining a plurality of memory storage areas with a plurality of conductive elements.” Additionally, neither Abe nor Moore et al. teaches or suggests “engaging [a memory] card with said plurality of conductive elements to read or write data from or to memory storage areas in said memory card.” Since each limitation of the claim is not taught or suggested by the cited references, the claimed subject matter would not have been obvious over the references. Applicants



respectfully request that the 35 U.S.C. § 103(a) rejection of independent claim 45 and depending claims 46-52 be withdrawn.

Claim 53 defines a processor apparatus and recites, in part, “a read/write assembly located inside a housing and having a plurality of conductive elements for contacting respective memory storage areas of a programmable conductor material memory card at said plurality of memory storage areas to enable read/write operations at said memory storage areas.” As discussed above in relation to claim 1, neither Abe nor Moore et al. teaches or suggests such a read/write assembly, whether such an assembly is recited individually or as part of a processor apparatus as with this claim. Applicants respectfully request that the 35 U.S.C. § 103(a) rejection of independent claim 53 and depending claims 54-64 and 66-71 be withdrawn.

Claim 72 defines a programmable resistance memory card and recites “a programmable resistance material layer capable of defining a plurality of programmable memory storage areas spaced about said layer, said layer having a first surface which is electrically engageable with conductive elements of a conductor assembly for operating said memory storage areas.” Neither Abe nor Moore et al. teaches or suggests such a memory card device. As discussed above, Abe does not teach or suggest a structure for its memory card (6) and Moore et al. does not disclose a memory card at all. Neither Abe nor Moore et al. teaches or suggests a memory card incorporating “a programmable resistance material layer capable of defining a plurality of programmable memory storage areas space about said layer.” Even if the structure of Moore et al. was combined with the memory card of Abe, such a combination would not provide a programmable resistance material layer as recited; instead the memory cells of Moore et al. are defined and separated by dielectric material (13). Further, neither references teaches or suggests a layer that is electrically engageable with conductive elements of a conductor assembly.” For these reasons, it is clear that the cited references would not have rendered the subject matter of claim 72



obvious. Applicants respectfully request that the 35 U.S.C. § 103(a) rejection of independent claim 72 and dependent claims 73-85 be withdrawn.

In view of the above, each of the presently pending claims in this application is believed to be in immediate condition for allowance. Accordingly, the Examiner is respectfully requested to withdraw the outstanding rejection of the claims and to pass this application to issue.

Dated: July 14, 2003

Respectfully submitted,

By 

Thomas J. D'Amico

Registration No.: 28,371

Ryan H. Flax

Registration No.: 48,141

DICKSTEIN SHAPIRO MORIN &

OSHINSKY LLP

2101 L Street NW

Washington, DC 20037-1526

(202) 785-9700

Attorneys for Applicants

Mark-Up Version

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE  
APPLICATION FOR U.S. LETTERS PATENT**

**Title:**

**REMOVABLE PROGRAMMABLE CONDUCTOR MEMORY CARD  
AND ASSOCIATED READ/WRITE DEVICE  
AND METHOD OF OPERATION**

**Inventors:**

**Terry Gilton  
Trung Doan**

Thomas J. D'Amico  
DICKSTEIN SHAPIRO MORIN &  
OSHINSKY LLP  
2101 L Street NW  
Washington, DC 20037-1526  
(202) 828-2232

## **TITLE OF INVENTION**

### **REMOVABLE PROGRAMMABLE CONDUCTOR MEMORY CARD AND ASSOCIATED READ/WRITE DEVICE AND METHOD OF OPERATION**

## **FIELD OF THE INVENTION**

[0001] The invention relates to non-volatile memory devices using programmable conductor random access memory (PCRAM) arrays.

## **BACKGROUND OF THE INVENTION**

[0002] There is a trend toward use of removable non-volatile memory devices such as flash memory devices in digital cameras and other devices which benefit from removable non-volatile memory. Conventional non-volatile memory devices typically have limited density, high manufacturing cost, and high power consumption. A lower cost alternative to flash and other conventional removable non-volatile memory devices is desirable.

## **BRIEF SUMMARY OF THE INVENTION**

[0003] In one aspect, the invention provides a programmable conductor random access memory (PCRAM) apparatus and method of operation which uses a removable PCRAM memory card comprising a programmable conductor material, e.g. a chalcogenide glass, layer containing a plurality of data storing memory elements. A housing into which the card can be inserted contains a read/write assembly containing conductive elements which define and/or align with previously defined memory elements of the card. The conductive elements

are in removable contact with the memory cells of the card and are used to read and write data from and to the memory elements of the card.

[0004] The invention also provides a removable card formed of a programmable conductor material, e.g. chalcogenide glass, which can be used with a read/write assembly to define and program memory elements within the programmable conductor material.

[0005] The invention also provides a removable memory card formed of a programmable conductor material, e.g. a chalcogenide glass, which has a plurality of memory elements defined therein and which can be used for temporary or permanent storage and in which both temporary and permanent storage cells can simultaneously coexist on the same memory card.

#### **BRIEF DESCRIPTION OF THE DRAWING**

[0006] The foregoing and other features and advantages of the invention will become more apparent from the detailed description of the exemplary embodiments of the invention given below in connection with the accompanying drawings in which:

[0007] Figure 1 is a schematic diagram depicting an proposed PCRAM device;

[0008] Figure 2A and Figure 2B depict PCRAM memory cards which are employed in the invention;



[0009] Figure 3A and 3B respectively illustrate a perspective view and cutaway side view of a card reading and writing device which may be used with the Figure 2A and Figure 2B memory card;

[00010] Figure 4 illustrates in perspective view a portion of a read/write assembly which may be employed as part of the mechanism illustrated in Figure 3B;

[00011] Figure 5 represents a portion of the read/write structure illustrated in Figure 3B;

[00012] Figure 6 illustrates in schematic form the electrical interconnection of the Figure 5 structure with the Figure 2A, 2B memory card;

[00013] Figure 7 illustrates another embodiment of a portion of a card read/write mechanism which receives, inserts and removes a memory card and aligns it in a particular orientation relative to a read/write assembly;

[00014] Figure 8 illustrates a control system for use with the Figure 7 embodiment;

[00015] Figure 9 shows use of the invention as part of a computer system;  
and

[00016] Figure 10 is a perspective view of a portion of a locking mechanism which can be used in the invention.

## DETAILED DESCRIPTION ~~OF THE INVENTION~~

[00017] Figure 1 shows one proposed PCRAM semiconductor memory structure which is based on a DRAM memory cell architecture. A brief description of this proposal is deemed helpful in understanding the invention. As shown in Figure 1, a memory structure 100 formed by a pair of memory cells 101 are connected to a common bit line 116 through a pair of access transistors 111. Each memory cell 101 includes a programmable conductor material layer 102, having upper 103 and lower 105 electrodes. The programmable conductor material layer has a resistance state which can change between two different values with appropriate voltage applied to the upper 103 and lower 105 electrodes. One suitable and exemplary programmable conductor material for layer 102 is a chalcogenide glass, for example a Ge:Se glass having about 20% – 30% germanium and 70% – 80% ~~percent~~ selenium, which is doped with silver.

[00018] The lower electrodes 105 are connected to Tungsten plugs 104. The upper electrodes 103 are commonly connected to a cell plate 106. The arrangement is similar to that used in a conventional DRAM, except that the cell capacitors normally provided in a DRAM are replaced by the programmable conductor memory element 110 formed by the programmable conductor material layer 102 and the upper 103 and lower 105 electrodes. For purposes of simplifying further discussion, the programmable conductor material layer will be assumed to be a doped chalcogenide glass layer, but it should be understood that any programmable conductor material can be used.

[00019] Normally the programmable conductor glass memory element 110 is in a higher resistance state, but it can be programmed to a lower resistance state

by application of a suitable voltage across memory element 110. Access transistors 111 are connected to separate wordlines (not shown) which are activated to couple the memory elements 110 to the bit line 116, and thereby apply suitable voltages across the memory element 110 for both programming the memory element to a lower resistance state as well as erasing a memory element back to a higher resistance state.

[00020] The lower resistance state of the memory element 110 may occur due to the growth of a conductive dendrite within or on the surface of the chalcogenide glass layer 102 by the voltage applied to the conductors 103, 105. This dendrite is non-volatile in that it remains when the voltage across the cell 101 is removed.

[00021] The lower resistance state of the memory element 110 may occur due to the fact that the cell 101 has grains or quantum dots which span the upper 103 and lower 105 electrodes of the cell 101. These grains may or may not be metallic in content. When a potential is applied across the cell 101, metal ions migrate into these structures and lower the resistivity of the cell 101 by clustering in/on the grains and ultimately connecting the grains. A reversal in the potential across the cell 100 essentially pushes the metal ions out of these grains, thus increasing the resistance of the cell 101. Thus, to return the cell 101 to a higher resistance state a reverse voltage at least equal to the program voltage required to program the cell 101 to a lower resistant state is applied across the conductors 103, 105.

[00022] A memory element 110 is typically read by applying ~~the~~ a voltage across it which is less than that required for writing the memory element 110 to a

lower resistance state. This read voltage is discharged through the resistance of the memory element 110 and the discharging voltage is read at some point to determine the high or low resistance state of the memory element 110 and thus a stored binary value.

[00023] Although Figure 1 illustrates an exemplary architecture useful for explaining how a programmable conductor memory element 110 works, the representation shown in Figure 1 is for illustration only, as many different other arrangements for reading ~~from~~ and writing ~~to~~ a programmable conductor memory element may be employed. In addition, the particular arrangement in which the memory element 110 receives voltages from bit line 116 through access transistor 111 and cell plate 106 may also change.

[00024] The present invention utilizes the overall memory cell 101 architecture shown in Figure 1, but rearranges the programmable memory elements in a manner which provides the memory elements 110 in one or more arrays on a removable memory card 200. Thus, Figure 2A shows a programmable conductor material card 200, which is provided with an array of PCRAM memory elements 202. In an exemplary embodiment, the programmable conductor card 200 is formed (at least partially) of a chalcogenide glass which has between 20% - 30% germanium and between 70% - 80% selenium and is doped with silver. The card 200 may have a conductor 204 provided on one surface ~~which;~~ the conductor 204 may be formed of a metal such as tungsten.

[00025] The card 200 is passive in that it does not contain any access transistors, ~~or~~ bit lines or wordlines, but ~~only contains~~ is dedicated to the

programmable conductor material 201 in which areas (e.g., 202) are available for use as memory cells. It should be noted that although Figure 2A shows a regular array of memory elements 202, the locations of memory elements 202 need not be predefined in the memory card 200, but can instead be defined by the locations on memory card 200 where conductive elements (301) of a read/write assembly 358, described in relation to Figure 4 below, are located relative to the memory card 200.

[00026] Another characteristic of one embodiment of a memory card 200, shown at Figure 2B, is that the back side 205 contains a plurality of slots 208. These slots 208 are formed as recesses or depressions within the memory card 200 for alignment and locking purposes, as will be described below with respect to the read/write device shown in Figure 3A and Figure 3B.

[00027] In order to define the locations of the PCRAM elements 202 in the memory card 200, as well as to read from and write to those memory elements 202, access transistors, bit lines and word lines of a read/write assembly necessary to operate the memory elements 202 are contained within the read/write device illustrated in Figures 3A and 3B.

[00028] Figure 3A shows a device housing 302 having a front opening 303 which is designed to receive a memory card 200 (Figures 2A and 2B). Also illustrated on the front of housing 302 below the receiving slot 303 is a push button 354 for releasing a memory card 200 from the housing 302. The opening 303 may be provided with a door 319 (Figure 3B), which opens when a card 200 is inserted into the housing 302 through the opening 303.

[00029] Figure 3B illustrates in side view a cross-section of the read/write mechanism contained within housing 302. The mechanism includes an upper conductive plate 306 on one side of an opening area which receives a memory card 200, ~~which~~ The conductive plate 306 is biased by springs 354 or other biasing means towards a read/write assembly 358 provided on an opposite side of the open area in the housing. Plate 306 has a plurality of apertures therein at a side of the housing 302 removed from opening 303. These apertures allow terminal ends of L-shaped pivot arms 340 to project through plate 306 and engage with the slots 208 on the back side 205 of a memory card 200.

[00030] The pivot arms 340 shown in greater detail in Figure 10, partially project through the apertures in bias plate 306 (Figure 3B). A memory card 200 inserted into housing 302 (Figures 3A and 3B) pushes a leading edge 341 of the pivot arms 340 upward against a biasing force 343, for example spring 342, until the card slots 208 are aligned with the leading edge 341 of pivot arms 340, in which case the biasing on the arms 340 causes the pivot arms to move into the slots 208 and lock the memory card 200 in a held and aligned position within housing 302. As shown in Figure 3B, ~~When~~ inserted into housing 302, the card 200 is also pushed against an end element 350 biased by spring 352. Thus, upon insertion of the memory card 200 into the housing 302, the end of the memory card 200 pushes against end element 350 and against bias spring 352 until the pivot arms 340 lock the memory card 200 in place.

[00031] The memory card 200 can be released by pressing on a button 354, which connects with a rod 346 having on one end an incline surface 356 against the bias of spring 348. By pushing on button 354, the incline surface 356 raises a rod 344 which pushes pivot arms 340 against the bias force, causing them to be

~~removed~~ withdrawn from the memory card 200. When the memory card is released by the pivot arms 340, the bias on an end element 350 causes the element 350 to push the memory card 200 partially out of opening 303, where it may be grasped and removed by a user.

[00032] A read/write assembly 358 is also provided within housing 302 and is illustrated in perspective view in Figure 4. The read/write head assembly 358 includes a plurality of upwardly projecting conductive elements 304. At shown in Figure 5, ~~The~~ the locations of conductive elements 304 relative to a memory card 200 inserted within the housing 302 define the location of the memory cells 202 illustrated in Figure 2A. That is, an electrical path can be established between each conductive element 304, a portion or area of the memory card 200 formed of programmable conductor material 201 touched by the elements 304, and the common electrode 204 of the memory card 200, which is in turn connected to the common electrode 306 within the housing 302. The conductive elements 304 may be formed of silver when the programmable conductor material is a Ge:Se chalcogenide glass compilation doped with silver.

[00033] Figure 5 illustrates ~~in somewhat greater detail~~ a portion of the read/write assembly 358 for a single memory element 202. ~~which~~ The read/write assembly 358 is formed as a semiconductor structure built over a semiconductor substrate 360 containing a conductive well 361, such as a p-well. As illustrated in Figure 5, an access transistor 364, (e.g. an n-type transistor ~~fabricator~~ fabricated within the p-well) is provided, which couples a bit line 326 through the access transistor 364 to a polysilicon plug 322, which connects to the conductive element 304.

[00034] As also illustrated in Figure 5, when the memory card 200 is provided within the housing 302, each conductive element 304 can defines the location of a memory element 202, with the conductive element 304 functioning as the (Figure 1) lower electrode 105 ~~and~~ while the memory card conductor 204 and housing 302 conductor 306 functioning as the (Figure 1) upper electrode 103. Although Figure 5 illustrates a single conductive element 304 and associated access transistor 364, it should be appreciated that this structure is repeated throughout the read/write assembly 358 and memory card 200, as shown in Figure 4, for each memory element 202.

[00035] Figure 6 illustrates an electrical schematic depiction of a portion of a memory array created by the contact of the read/write assembly 358 with the memory card 200. Figure 6 also illustrates bit lines, e.g., bit lines 326, 327 connected to a column decoder 380 and row lines, e.g., 362, 363, connected between a row decoder 381, and the gates of access transistors 364. When a selected row line and bit line are activated, the access transistor 364 connected to ~~both~~ each functions to couple an associated programmable conductor element 202 between the bit line 326 and the common plate 306. For example, if bit line 326 and row line 362 are active, an access transistor 364a connected to both couples a selected programmable bit line conductor element 202 between bit line 326 and common electrode(s) ~~206~~ 204, 306. Thus, by providing suitable voltages on a bit line, e.g., 326, the common conductor 306 and a row line, e.g., 362, a selected memory element 202 may be read, written, and erased.

[00036] It should be noted that although the conductive elements 304 have been illustrated in the various figures as having a pointed or tipped configuration, they may in fact be constructed as rounded bumps or flat surfaces as well, the



important ~~point~~ aspect being that the conductive elements 304 provide one of the two required electrodes on opposite sides of a programmable conductor material 201 of card 200 suitable to provide, with the common electrode 204, appropriate voltages across the programmable conductor material 201 to define memory elements 202 which can read, written, and erased.

[00037] When the memory card 200 is locked into position relative to the read/write assembly 358, alignment is achieved between the card 200 and the read/write assembly 358 so that a memory card 200 which is has been programmed in one housing 302 can be removed ~~from that housing~~ and inserted into another like housing 302 and be properly read/written.

[00038] To further enhance the ability of the memory card 200 to be properly aligned relative to the conductive elements 304 of different read/write assemblies 358 provided in differing housings 302, it may be desirable to provide a more sophisticated control system for automatically aligning the memory card 200 with the read/write assembly 358.

[00039] Figure 7 and Figure 8 illustrate ~~one~~ exemplary mechanisms which may be provided within housing 302 to provide an automatic insertion and removal of a memory card in the housing, as well as provide proper alignment of the memory card 200 relative to the read/write assembly 358. A plurality of rollers 405 (Figure 7) may be provided on shafts, which are connected to respective motors 403. When a card 200 is inserted through opening 303 of housing 302, a card insertion switch 411 (Figure 8) is activated ~~which to~~ provides a signal to a controller 417, which instructs the motors 403 to grab the card 200 and drive it into the housing 302.

[00040] The controller 417 can control the motors 403 to move the card 200 in a removal as well as insertion direction as illustrated by the arrows of Figure 7. Pushing removal button 354 in this embodiment closes a card removal switch 413, which causes controller 417 to release the card 200 by driving the rollers 405 in a card removal direction. Controller 417 can also fine tune the location of the card 200 within the housing 302 to ensure that the card 200 is properly aligned with respect to the conductive elements 304 of read/write assembly 358. This is done by controlling both the motors 403 which control the insertion and removal of the card 200, and its terminal position in the insertion/removal direction, as well as an additional motor 407 which drives a roller 409, which in turn is coupled to a frame 401 on which the motors 403 are mounted.

[00041] The frame 401 is driven by motor 407 in a lateral direction relative to the card insertion and removal direction. Thus, by appropriately controlling motor 407 as well as the motors 403, controller 417 can position an inserted card 200 in a precise longitudinal and lateral position relative to the read/write conductors 304 of the read/write assembly 358.

[00042] In addition, as shown in Figure 8, each memory card 200 may also be provided with specific memory elements 202a arranged in a predetermined pattern 202b, which is designed to align with read/write elements 304a provided in a read/write assembly 358. The memory elements 202a, which are prerecorded with binary data, can be read when the card 200 is inserted into a housing 302, with the outputs of the memory elements 202a being provided to a decoder 419 which indicates to controller 417 when a proper alignment of the memory card 200 relative to the card read/write head assembly 358 occurs. Thus, controller 417 can appropriately drive the motors 403 and 407 until it

recognizes the proper alignment pattern 202b set by the memory elements 202a and thereby position the card 200 appropriately relative to the conductive elements 304 of the read/write assembly 358. In lieu of programmed memory elements 202a, an optically readable alignment pattern 202b (which may comprises memory elements 202a) may be provided on memory card 200, ~~which if optically readable, the pattern 202b~~ can be read by an optical reader 418 within the housing 302 to supply input signals to controller 417 which are used to produce and sense proper alignment of card 200 relative to read/write assembly 358.

[00043] The controller 417 illustrated in Figure 8 is also arranged to provide an enable signal on line 480 when alignment is achieved between card 200 and read/write assembly 358. The enable signal is provided to control circuitry for the read/write assembly to enable operation of the read/write assembly 358.

[00044] An additional feature of the invention is the ability to store information in the memory card 200 as temporary or permanent data. For temporary data storage appropriate voltages are applied to bit lines, cell plate and gate of the access transistor of a memory cell. The voltage chosen will cause a memory element 202a, which is in an at rest higher resistance state, to be programmed to a lower resistance state. For example, for a chalcogenide glass composition of  $\text{Ge}_{25}\text{:Se}_{75}$  doped with silver a voltage  $V_1$  (Figure 6) of 0.25v across the memory element 202a may be used to program a the memory element 202a to the lower resistance state. A negative voltage (e.g.,  $-V_1$ ) of the same or slightly higher magnitude can then be used to program a lower resistance cell to a higher resistance state. A voltage  $V_1$  ~~which is~~ slightly less (e.g. 0.1v) than the

voltage used to write a cell to the lower resistance state can be used to read the cell.

[00045] A user has a choice of causing read/write assembly 358 to change one or more memory elements 202 from semi-volatile (re-writable) state to permanent (Read-Only Memory) state. This can be done by adjusting the write voltage upward to range between 1.5 – 3.0 volts for permanent storage, compared to the 0.25 volts used for semi-volatile storage. Also, some memory elements of the memory card 200 can be written permanently with the high voltage and used as a ROM, while other memory elements 202 of the same memory card 200 can be written as semi-volatile (re-writable) memory elements, or all memory elements 202 of a card 200 may be permanent storage memory elements or all memory elements 202 may be temporary storage memory elements.

[00046] Figure 9 is a block diagram of a processor-based system 400 utilizing a removable memory card ~~PCRAM array~~ 200 constructed in accordance with the embodiments of the present invention disclosed above. The processor-based system 400 may be a computer system, a process control system or any other system employing a processor and associated memory. The system 400 includes a central processing unit (CPU) 402, e.g., a microprocessor, that communicates with the PCRAM card read/write device 302 which reads and writes to a memory card 200 and an I/O device 404 over a bus 420. It must be noted that the bus 420 may be a series of buses and bridges commonly used in a processor-based system, but for convenience purposes only, the bus 420 has been illustrated as a single bus. A second I/O device 406 is illustrated, but is not necessary to practice the invention. The processor-based system 400 also

includes read-only memory (ROM) 410 and may include peripheral devices such as a floppy disk drive 412 and a compact disk (CD) ROM drive 414 that also communicates with the CPU 402 over the bus 420 as is well known in the art.

[00047] While the invention has been described and illustrated with reference to specific exemplary embodiments, it should be understood that many modifications and substitutions can be made without departing from the spirit and scope of the invention. Accordingly, the invention is not to be considered as limited by the foregoing description but is only limited by the scope of the appended claims.

### ABSTRACT

A removable memory card and an associated read/write device and its method of operation are disclosed. The memory card may be formed of a sheet of chalcogenide glass material which has memory storage locations therein defined by the locations of conductive read/write elements of the read/write device.